In.t r oduc tion.
Computer instruction set includes usually conventional Boolean operations (NON,AND,OR etc.) with operands in the form of strings of bits (one strine per one word). t�ot' more than two operands (words) enter the operation and its eX�Cl.ltioll title f -J.
is about the same as for the fixed point addition. The result is a strlng of bits where ea.ch bit is �he result of tl.le operation on similnrly placed bits of the opcrm1ds.
•• It
We shall call a processing in Boolean Algebra parallel when there ere operations entered by a set {th! of Boolean terms th possessing the form
th C x lOX 2···x .
• .
• xO where
-( ) 
hj+h� = (2 2 2 1) = NON3 for all j.
and �be existence of t48 in {thl with NON; sum of triadic digits for all j is ·ficient for the conclusion t3f ==;b Y • 2 In this work we want to shol:j how to de&ign an operation unit where the parallelism in processing in Boolean Analyzer is multiplied by comparing (at the same clock time) every member t" :tr of' a set {tht;.J with every member "\ of the set {thl. Tha number of resulting conclusions (1,4) per operation will inorease as many times as there are clements in the set 1th*}. (1,4) to cla.ssify it as "excluded from the listll when (1.4) holds. \1hen finally every th� is compared with every th e { th 1 then the list includes every term �. not excluded from the set of all products of the £orm (1,1). The exclusion procedure being obligatory for every term th• we classify them in their natural order (defined by h� = O,1 •••• " n_1 )� A triadic counter is usod to generate that series of integers (representing ell th*), To achieve the �reatestcount rate we usc a clock impulse sequence where a pause is inserted after every group of ;k regular clock impulses (for instance after ,2 = 9 clock impulses a pause is inserted by skipping one clock impulse). Then all carries of the triadic counter to the order j or higher are made durinc the pause with reduced ha�ards in the hardware {note that more than 20 tri�dic orders can be used}.
In thifl paper l1e shall sho\-j how to inoreaDe the speed of processing by scMi tionnl parallelism. j.n opcl'utif .. l1. 
with the fo110l-1ing interpretation: a. sufficient condition of (tlf:f-> y ) with three necessary conditions (each placed in square brackets).
is expressed
The condition in the form (2,,) can be used to get the result of the condition (1,4)
immediately for every element of a set t�} of t� with h� belonging to one of the regular counting groups:
The first necessary condition in (2,') is met a.s before by using a set {th} where every t h :::=) Y •
The seoond necessary condition in (2,') is also easy to satisfy because the sum (hj+ h�) is independent from : for every j �i •
The third necessary condition however is a function of hj (with j< i) whose forn is different but denni te for each configuration of b� (t11 th j < i). (valid!) ull1ess hj+ �j :: , for some j < i so that tho condi tien is 'cf= o.
In the example which folloffs we make i:: 2 • The functions 4 Ie arc in Table 1 . Table I .
Two flip-flops ,,1" J ,,2 11 are provided to encode hj of a th (implicant of y).
Encoding:
hj= 0 �-� (both flip-flops OFF); hj= to the output leads.
Example: For 1.48 = '%,X2%.1 and t'lif.= '%,'%1"0 (se. e last example) "e have ( h ,=l, h}li h2=2, �=O) =+ (NON' for every j�2) is true. For h1= 1, hoc! 0 the val u es of ¢�(,) are defined by tho column q =, in tho Table I . (Read the scale at the bottom). The column prescribes (for as long as t48 is stored in the ?�cessing·regi8ter) �o= fl= ;2= 4,= .4-':: '5= 1 , �6=.r= ;8= 0 and the column of AND-gates being cpenEd the output termi"nals are HIGH for tit = 0,1,2.',4,5 • � For every stimulation of the logical circuit by a signal representing h truncated at its lowest order end (without h;, h� in our example ) the circuit produces ,1= 9 bits of information at its output. To step up the truncated value dr of If (See (2,2» we feed the counting impuloqdirectly into the order i of a triadic counter (so that ,i units are added) and cancel (truncate) the signals frOD all orders lower than i of that counter.
In Fig.2 we show the block diagram of a Boolean Anal y zer with incronDed par611elit� of processing of Boolean torma (Implicant listing procedure onlT). Each of 100 processing registers taken trom Fig.l an easy comparison then the faotor of the speed of processing increase will be ;i.
In our example we used i = 2 but we found that i =; represents a reasonable goa l. Then the values published in Table, in [1} must be reduced by a factor 27
For instance the listing of all implicants for a funotion with n = 7 variables defined by 100 terms th requires only 40 microseconds. A function with n = 1; variables defined by given 4000 terms must be processed in 40 batches and the storage needs about 1 600 000 bits. F o r such oapacity of storage on hand the listing requires about 1·2 sec •
The application of Boolean Analyzer is an objeot of intensive investigations.
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